Microwave Engineering OnlineMicrowave & Wireless Design, Technology and News
  HomeSubscribeAboutAdvertisingFeedbackNewsletter

Search this site
News
Features
Features
Events
Magazine

Find a new job
EE Times e-cyclopaedia


Online Editions
EE TIMES
EE TIMES EUROPE
EE TIMES ASIA
EE TIMES CHINA
EE TIMES FRANCE
EE TIMES GERMANY
EE TIMES KOREA
EE TIMES TAIWAN
EE TIMES UK

Web Sites
CommsDesign
Custom Solutions
Microwave Engineering
EEdesign
   Deepchip.com
   Design & Reuse
Embedded.com
Embedded Edge
  Magazine
Elektronik i Norden
Planet Analog
Silicon Strategies
Career Center
  Magazine

 • Audio DesignLine
 • Automotive DesignLine
 • Digital Home DesignLine
 • DSP DesignLine
 • EDA DesignLine
 • Green SupplyLine
 • Industrial Control
    DesignLine
 • Planet Analog
 • Mobile Handset
    DesignLine
 • Power Management
    DesignLine
 • Programmable Logic
    DesignLine
 • RF DesignLine
 • RFID-World
 • Techonline
 • Video | Imaging
    DesignLine
 • Wireless Net
    DesignLine

Analog Europe
Industrial DL Europe
Automotive DL Europe
Power DL Europe

Conferences and Events
Custom Magazines
Electronics Supply &
  Manufacturing
Electronics Supply &
  Manufacturing China
eeProductCenter
Electronics Express
NetSeminar Services







Any-rate, any-output clock generator claims industry first

By Jean-Pierre Joosting
Microwave Engineering
November 04, 2008 (09:57 AM EST)
 


Austin , TX — Silicon Laboratories has introduced a family of clock generators and buffers that provide a high degree of frequency flexibility. Based on the company's breakthrough MultiSynth™ technology, the Si5338 is capable of synthesizing any frequency from 0.16 to 350 MHz and select frequencies to 700 MHz on each of the device's four differential outputs, dramatically simplifying timing architectures by replacing four discrete phase-locked loop (PLL) devices with a single IC.

At one picosecond rms random jitter typical, the Si5338 is able to simultaneously generate low jitter clocks for a wide variety of ICs, including processors, FPGAs, ASICs, memory and physical layer transceivers. The device generates four differential or eight single-ended outputs per device, eliminating the need for external clock distribution buffers. In addition to frequency, each output clock is independently configurable in terms of supply voltage (1.5 V, 1.8 V, 2.5 V, 3.3 V) and signal format (LVPECL, LVDS, CMOS, HCSL, SSTL, HSTL), eliminating the need for external level translators and thereby reducing BOM cost and complexity.

Historically, complex timing architectures have required multiple clock generators and/or standalone crystal oscillators (XOs) to provide the range of frequencies needed by the end application, often at the expense of cost, design complexity and power. The any-rate, any-output capability provided by the Si5338 dramatically simplifies timing architectures by replacing fixed frequency clock generators, discrete level translators and crystal oscillators with a single device, minimizing cost and real estate and reducing power by 50 percent compared to traditional solutions.

To simplify board-level test, the clock generator includes a frequency margining feature that enables the frequency of each output clock to be varied dynamically over the 0.16 to 350 MHz range, eliminating discrete XOs and making it easier for hardware designers to guarantee consistent, reliable system operation over temperature and voltage.

For applications that do not require the programmability provided by the Si5338, the company is also introducing a broad portfolio of Si5334 pin-controlled clock generators. More than 70 Si5334 devices are available for popular Ethernet, Fibre Channel, PCI Express, T1/E1, broadcast video (HDTV) and SONET/SDH OC-3/12/48 applications. In addition, the company is introducing the Si5330 family of low-jitter, low-skew clock buffers that support the widest range of output clock formats in the industry. The flexible clock buffer produces 4 or 8 buffered copies of the input clock and is available in both differential and single-ended versions.


For further information visit www.silabs.com.


 
Email This Story
 






Product News
RF filters offer footprint reduced by 72 percent for W-CDMA, LTE cellular basestations
PA enables small system footprint for embedded WLAN
Stratum III compatible TCXO family features low noise
Broadband digitally programmable IF VGA improves signal integrity
Multi-band multi-mode FDD/TDD power amplifier targets 4G LTE applications

Product News Archives »

Copyright © 2009 European Business Press, (A CMP Company.) All other material Copyright © 2003 CMP Media LLC.
Terms and Conditions | Privacy Statement | Your California Privacy Rights | CMP Terms of Service